Jump to navigation
Jump to search
m (fix) |
m (fix) |
(No difference)
|
Latest revision as of 22:27, 20 April 2024
Gate optimal[edit]
Implement an array of Full Adder circuits. Make sure you use the second half-adder of the full adder for the carry to get decently good performance.
Delay optimal[edit]
Implement a "carry lookahead adder".